What will be track_offset in below test case

 Hi All,


Refer below image. all the dimensions are illustrated using ruler.

What will be track_offset for given layer track showed in image?


track_offset


Type your answer in comment box.

Comments

Post a Comment

Most viewed

A quick glance to ASIC design flow

Image
 Hi All, Here is basic and simple  understanding of ASIC( Application specific integrated circuit ) design flow. 1.  Specification : For any ASIC design, first and main important step is "specification" .  to give simple analogy, this is the main requirement/target of design. for example , to prepare any recipe, its important to know which recipe you are going to make and what is your expectation i.e. taste,..etc. for ASIC , specification  can be no. if inputs/outputs , speed, etc...  2. A rchitectural implementation : this is high level step to define your design. this is the step where initial specifications are converted into an algorithm/code which satisfy the specification. in digital system words, this is RTL(register transfer language) implementation .  3. RTL verification : this is step to validate the earlier written algorithm/RTL code. in layman language, this process confirms that actual output of given algorithm/RTL code with the origina...
Read more

Introduction to ASIC- Physical Design

Hello All,  I am creating this blog to help all Physical Design Enthusiasts to gain knowledge on physical design fundamental concepts. On this blog spot ,  i will post all technical topics/queries and its solution. stating with ASIC flow and followed by each steps of Physical design in detail. (I will not cover very basic detail which are available in Google). I will try to make more practical approach which will help  to corelate Theory and Practical concepts. To get early updates/notifications of Posts and Frequent technical capsules, please subscribe. For frequent challenging question, I have create one group in LinkedIn: Click here to join the group :   ASIC Physical Design Enthusiasts If you have any suggestion for topic , Please share in comment box. if you have any doubt/query related to any topic, add in comment and i will share my views.
Read more

Why Order Matters: Understanding the Sequence of ASIC Design Stages

 Hi All, In the previous blog pages, we have extensively discussed the introduction of the ASIC design flow.( Please go through previous pages if not visited earlier) Each step in the flow holds its own unique significance and plays a critical role in the overall process.  But have you ever paused to consider the importance of the sequence of these stages ? Why is the order of these steps so crucial? in this blog, I delve into the reasoning behind specific ordering of the stages in ASIC design flow. 1. "DFT" :  why it is imperative to perform DFT only after Synthesis stage ..? why can't it be executed  earlier, i.e. right after RTL implementation ? Ans.  DFT is step to add  test logic  by implementing scan chain between two flops. at RTL level,  design is still high level abstract form and specific gate to flop interactions are not yet defined.  Synthesis translates RTL into gate-level netlist which provides necessary details for DFT insertio...
Read more