Posts

Showing posts with the label challenges

Challenge 12 : ECO implementation

  **** ASIC Physical Design ECO Challenge**** Assume below scenario: Design is clean w.r.t Timing Qor/Physical Verification/EMIR. -- Base layer is Frozen. [ good for Tapout ] Timing is Clean Signoff Physical Verification is Clean EMIR is Clean Formality is PASS Due to some Functional ECO, design is opened again and new timing violations were observed. Attempted Timing violations through metal-layers optimization only. after optimization, Timing is Clean Signoff DRC is Clean Signoff ERC/LVS is clean EMIR is Clean Formality is PASS Base layer XoR is clean w.r.t before ECO Is this good to Tapout this design ? Share your answer as "Yes" or "No" in comment box. I will share my views later as first would like to give opportunities to all members to share their views.

Challenge 11 : Setup/Hold slack calculation

Image
Challenge on Setup/hold slack calculation... check below image. without crosstalk impact, setup/hold slack between FF1-->FF2 is 0ps.  with crosstalk, crosstalk of 10ps is introduced on below 3 nets.  what will be setup/hold slack considering this crosstalk effect?  #STA #Setup #Hold  #Challenge Type your answer in Comment below.