Floorplan: A Comprehensive Guide Bridging Theory and Practical Insights

 Hi All,


Floorplanning is a critical step in the design and implementation of modern integrated circuits, serving as the foundation for achieving optimal performance, power, and area. This guide, "Mastering Floorplanning: A Comprehensive Guide Bridging Theory and Practical Insights", is designed to demystify the complexities of floorplanning by seamlessly integrating theoretical concepts with real-world applications.

I am creating separate pages for detail explanation of each topics related to Floorplan. If you are starting your Physical Design Journey, I would suggest to go through each post by clicking in specific order mentioned as below.


  1. Floorplan stage : Key Inputs and Prerequisites
  2. Floorplan Basics: Learn the Terms Without the Complexity
  3. Mastering Floorplanning: A Comprehensive Step-by-Step Guide
  4. Placement and Routing Blockages: Strategies for Optimal Design Flow
  5. Best Practices for Macro Placement Guideline in ASIC Physical Design
  6. Physical and Spare Cells: Foundations of Modern IC Design
  7. Floorplan : Essential Sanity Checks before moving to next stage
  8. To be continued....


Once you have completed few topics from above list, you can revise Floorplan concepts based on below Exercises and Challenges. 

  1. What will be track_offset in below test case
  2. Core width/height calculation
  3. Challenge 5 : calculate total stcell count
  4. Challenge 7 : Latch-up issue
  5. Challenge 8 : Find macro origin
  6. Challenge 9 : Full-Chip Floorplan

Comments