Analogy Between ASIC Design Flow and the Music Industry

 

 Hi All,

In previous blog, basic definition of all steps of "ASIC design flow" is explained.  Please check below lines which illustrates the analogy between "ASIC design flow" and "Music industry".

------------------------------------------------

Analogy Between ASIC(Application-specific integrated circuit ) Design Flow and the Music Industry

  • ASIC World: Front-End and Back-End.
  • Music World: Song -- lyrics writing (corelates with Front-End) and Singing a song (corelates with Back-end).
1. Specification :  

  • ASIC World: its related to specs of design functionality.
  • Music World: before writing any song, its important to understand the requirement. i.e. song expressing  happy/romantic/sad/dance mood

2. Architectural implementation :

  • ASIC World:  specifications are converted into an algorithm/code which meets the design requirements.
  • Music World: According to song requirement, high level frame work is created using related words to express the song mood/expectations.
3. RTL verification :

  • ASIC World:  step to validate the earlier written algorithm/RTL code.
  • Music World: this step is to make sure written song lyrics are not deviating from song requirement/expectation. 
4. Synthesis : 
  • ASIC World:  step converts RTL code to technology specific design.
  • Music World: with words identified to express the meaning of song, re-phrase the lyrics to form proper stanza.
        after Synthesis, in ASIC design flow a verification step named "Formal Verification" is performed. ( i forgot to mention in previous blog..!! Apology for same). this steps verifies the functionality of Synthesized netlist with original RTL code. similar way, in music industry , song lyrics are again verify and make sure that  central meaning of the song is essential and it is not deviating from original requirements/expression.

above steps completes the Front-end (song writing) domain. below is Back-end(Physical design)

PNR (Floorplan to route) : 

5. Tools and Instruments:
  • ASIC Design: EDA Tools  are used for physical design implementation  such as IC compiler by Synopsys , Encounter by Cadence..
  • Music world: Similarly a song is sung with supporting instruments like piano, flute, and drums which helps to  maintain rhythm and tune.
6. Timing challenges and Feedback:
  • ASIC Design: If there is difficulties to meeting spec requirements i.e timing , Physical design engineer sends feedback to Frond-end team. example, timing path with more numbers of combinational cells needs requires pipelines.
  • Music world: Singers provide feedback to songwriters to adjust lyrics for better alignment with the rhythm/tune.
7. CTS:
  • ASIC Design: In synchronous ASIC design, it is crucial to ensure that the clock signal reaches all sequential elements with minimal skew.
  • Music world: In the music world, singers provide feedback to songwriters to adjust the lyrics for better alignment with the rhythm or tune. This ensures that the song flows harmoniously and conveys its intended meaning effectively.
8. Final Review/Signoff:
  • ASIC Design: After PnR, the chip undergoes sign-off checks such as timing, Physical verification, EMIR.
  • Music world: After the song is sung, it is reviewed by a censor board to ensure its meaning aligns with standards.
9. Customer-Centric Approach:
  • ASIC Design: Chips are designed to meet customer requirements and market demands.
  • Music world:  Songs are created keeping in mind the audience's preferences and interests.
10. Different Versions:
  • ASIC Design: Chips are implemented at different technology nodes for higher performance and speed.
  • Music world: same songs is released with slight modification in lyrics in various versions like remix, hip-hop, reprise.

 ----------------------------------------


Kindly share any additional analogies you can think of to relate to the ASIC design flow. Additionally, feel free to provide your comments or suggestions for further refinement.
I am having 12+ years of experience in ASIC physical design industry.

Comments

Post a Comment

Most viewed

A quick glance to ASIC design flow

 Hi All, Here is basic and simple  understanding of ASIC( Application specific integrated circuit ) design flow. 1.  Specification : For any ASIC design, first and main important step is "specification" .  to give simple analogy, this is the main requirement/target of design. for example , to prepare any recipe, its important to know which recipe you are going to make and what is your expectation i.e. taste,..etc. for ASIC , specification  can be no. if inputs/outputs , speed, etc...  2. A rchitectural implementation : this is high level step to define your design. this is the step where initial specifications are converted into an algorithm/code which satisfy the specification. in digital system words, this is RTL(register transfer language) implementation .  3. RTL verification : this is step to validate the earlier written algorithm/RTL code. in layman language, this process confirms that actual output of given algorithm/RTL code with the origina...
Read more

Why Order Matters: Understanding the Sequence of ASIC Design Stages

 Hi All, In the previous blog pages, we have extensively discussed the introduction of the ASIC design flow.( Please go through previous pages if not visited earlier) Each step in the flow holds its own unique significance and plays a critical role in the overall process.  But have you ever paused to consider the importance of the sequence of these stages ? Why is the order of these steps so crucial? in this blog, I delve into the reasoning behind specific ordering of the stages in ASIC design flow. 1. "DFT" :  why it is imperative to perform DFT only after Synthesis stage ..? why can't it be executed  earlier, i.e. right after RTL implementation ? Ans.  DFT is step to add  test logic  by implementing scan chain between two flops. at RTL level,  design is still high level abstract form and specific gate to flop interactions are not yet defined.  Synthesis translates RTL into gate-level netlist which provides necessary details for DFT insertio...
Read more